

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/651,159	08/30/2000	Ole Bentz	MT1-31072	2115
31870	7590 11/17/2004		EXAMINER	
WHYTE HI	RSCHBOECK DUDE	DO, CHAT C		
555 EAST WI	ELLS STREET			
SUITE 1900			ART UNIT	PAPER NUMBER
MILWAUKEE, WI 53202			2124	

DATE MAILED: 11/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.



	<u>:</u>			
		Application No.	Applicant(s)	THE
	Office Action Comme	09/651,159	BENTZ, OLE	
	Office Action Summary	Examiner	Art Unit	\
	: 	Chat C. Do	2124	
Period for			•	iress
THE M Extensi after St - If the pe - If NO pe - Failure Any rep	RTENED STATUTORY PERIOD FOR REPAILING DATE OF THIS COMMUNICATION ons of time may be available under the provisions of 37 CFR X: (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a repriod for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statically received by the Office later than three months after the main patent term adjustment. See 37 CFR 1.704(b).	I. I.136(a). In no event, however, ma eply within the statutory minimum of d will apply and will expire SIX (6) I ute, cause the application to becom	y a reply be timely filed f thirty (30) days will be considered timely. MONTHS from the mailing date of this cor e ABANDONED (35 U.S.C. § 133).	mmunication.
Status				
1) 🖂 🖪	Responsive to communication(s) filed on <u>08</u> /	<u>/04/04; 09/07/04</u> .		
	:	is action is non-final.		
3)□ S	ince this application is in condition for allow	ance except for formal m	natters, prosecution as to the	merits is
С	losed in accordance with the practice under	Ex parte Quayle, 1935 (C.D. 11, 453 O.G. 213.	
Dispositio	n of Claims			
4) 🖂 C	Claim(s) <u>1-20</u> is/are pending in the application	n.		
4;	a) Of the above claim(s) is/are withdi	awn from consideration.		
5)× C	Claim(s) <u>4 and 5</u> is/are allowed.			
6)⊠ C	Claim(s) <u>1-3, 6-8, 13-20</u> is/are rejected.			
7) 🛛 C	claim(s) <u>9-12</u> is/are objected to.			
8) <u> </u>	Claim(s) are subject to restriction and	or election requirement.		
Application	n Papers			
9) <u></u> ⊤I	ne specification is objected to by the Exami	ner.		
	he drawing(s) filed on is/are: a) a		to by the Examiner.	
	pplicant may not request that any objection to the			
	eplacement drawing sheet(s) including the corre	- , ,	·	R 1.121(d).
_	he oath or declaration is objected to by the			
·	der 35 U.S.C. § 119			
	cknowledgment is made of a claim for foreig	n priority under 35 H S (2 & 110(a)_(d) or (f)	
	All b)☐ Some * c)☐ None of:	gn phonty under 55 C.C.	3. § 113(a)-(a) of (i).	
	. Certified copies of the priority docume	nts have been received		
	. Certified copies of the priority docume		n Application No	
	. Copies of the certified copies of the pr			Stane
J	application from the International Bure	•	cen received in this Mational C	Diage
* \$0	e the attached detailed Office action for a li		not received	
36	the attached detailed Office action for a in	st of the certified copies i	iot received.	
Attachment(s	;) [
	of References Cited (PTO-892)	4) 🔲 Intervie	ew Summary (PTO-413)	
2) Notice	of Draftsperson's Patent Drawing Review (PTO-948)	Paper	No(s)/Mail Date	450)
*	ition Disclosure Statement(s) (PTO-1449 or PTO/SB/0 lo(s)/Mail Date	8) 5)	of Informal Patent Application (PTO-	-152)
S. Patent and Trad	emark Office			4- 44020004
TOL-326 (Rev	(₁ 1-04)	Action Summary	Part of Paper No./Mail Da	te 11032004

Art Unit: 2124

DETAILED ACTION

- 1. This communication is responsive to Amendment, filed 08/04/2004.
- 2. Claims 1-20 are pending in this application. Claims 1-4, 6-7, 13, and 15 are independent claims. In Amendment A, claims 16-17 are amended. This action is made non-final.

Drawings

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the limitation in claim 9 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified

Art Unit: 2124

and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-2, 6-8, 13-15, and 17-19 are rejected under 35 U.S.C. 102(b) as being anticipated by Otaguro (U.S. 5,539,685).

Re claim 1, Otaguro discloses in Figure 10 a method of detecting overflow in a clamping circuit (abstract) comprising the steps of inputting a first operand having a first fixed point format (e.g. operand in 103 and col. 9 lines 25-26) into the clamping circuit; inputting a second operand having a second fixed point format (e.g. operand in 101 and col. 9 lines 14-15) into the clamping circuit; determining an overflow output (e.g. 108 and 109 in 107 of Figure 10) based upon the first and second fixed point format (inputs into 108 and 109 from 101 and 103 respectively) and predicting whether an arithmetic operation of the first operand with the second operand will yield a result that exceeds the overflow output (107); and performing at least partially the arithmetic operation of the first and second operands (106 for summing or accumulating all the partial products terms); wherein the determining and predicting step occurs independent from and substantially in parallel with the performing step (computation of 108 and 109 does not

Art Unit: 2124

require any parameters from the multiplier {104, 105, and 106}, therefore it is independent and substantially parallel).

Re claim 2, it has the same limitations as cited in claim 1 wherein Otaguro clearly discloses in Figure 10 and abstract that the arithmetic operation is a multiplier or a multiplication process. Thus, claim 2 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 6, Otaguro discloses in Figure 10 a method of processing multiplier data paths (abstract) comprising the steps of performing at least a partial multiplication of a plurality of operands (as seen in Figure 10 the overflow is checked or determined in every addition operation of the multiplication), each having a fixed-point format (103 and 101); determining whether the at least partial multiplication of the operands produces a product that will exceed a predetermined limit based upon the fixed-point format of each of the operands (107); and wherein the performance step and the determining step occur independently and substantially in parallel (computation of 108 and 109 does not require any parameters from the multiplier {104, 105, and 106}, therefore it is independent and substantially parallel).

Re claim 7, Otaguro discloses in Figure 10 a method of clamp detection (abstract) comprising the steps of inputting a first (103) and a second operand (101) to both a multiplier (104, 105, and 106 and abstract) and an overflow detection circuit (107); multiplying the first and second operands to generate a result not to exceed a predetermined number of bits (OVF); determining an initial clamping predictor bit (output of 109) based upon the first operand and the second operand (101 and 103); and

Art Unit: 2124

logically ORing (110) the initial clamping predictor bit and a most significant bit of the result to produce a final clamping predictor bit (110), wherein the multiplying and determining steps occur independently and substantially in parallel (computation of 108 and 109 does not require any parameters from the multiplier {104, 105, and 106}, therefore it is independent and substantially parallel).

Re claim 8, Otaguro further discloses in Figure 10 the first and second operands are in a fixed-point format (101 and 103).

Re claim 13, Otaguro discloses in Figure 10 a multiplication overflow detection circuit (abstract) comprising: multiplication circuitry for at least partially multiplying a first and a second operand (as seen in Figure 10 the overflow is checked or determined in every addition operation of the multiplication); and overflow detection circuitry (107) receiving the first and second operands that detects whether a result of the multiplication of the first and second operands exceed a maximum representable positive or negative value; wherein the multiplication circuitry and the overflow detection circuitry operate independently and substantially in parallel (computation of 108 and 109 does not require any parameters from the multiplier {104, 105, and 106}, therefore it is independent and substantially parallel).

Re claim 14, Otaguro further discloses in Figure 10 the overflow detection circuitry utilizes a fixed-point format of the first and second operands to determine whether the result of the multiplication exceeds the maximum representable positive or negative value (107).

Art Unit: 2124

Re claim 15, Otaguro discloses in Figure 10 an overflow detection circuit (abstract) comprising: a first register for storing a first operand (101); a second register for storing a second operand (103); overflow detection circuitry (108-109 and 110) for detecting an overflow of a multiplication of the first operand and the second operand and producing a clamp bit (output of 109); a multiplier (104, 105, and 106) for at least partially multiplying the fast and second operands and generating a result not to exceed a predetermined number of bits; a clamp bit register (col. 7 lines 24-25) for storing the clamp bit from the overflow detection circuitry; and a result register connected to the multiplier for storing the result of the multiplication of the first and second operands; wherein the overflow detection circuitry and the multiplier operate independently and substantially in parallel (computation of 108 and 109 does not require any parameters from the multiplier {104, 105, and 106}, therefore it is independent and substantially parallel).

Re claim 17, Otaguro further discloses in Figure 10 in addition to claim 15 the clamp bit input (output of 109) is logically ORed (110) with a most significant bit of the result (CARRY bit from adder to 110) stored in the result register.

Re claim 18, Otaguro further discloses in Figure 10 one of the registers is a flip-flop (101 and 103).

Re claim 19, it has same limitations cited in claim 8. Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 8.

Art Unit: 2124

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 3, 16, and 20 are rejected under 35 U.S.C. 103(a) as being obvious over Otaguro (5,539,685) in view of Bonnet et al. (U.S. 6,321,248).

Re claim 3, Otaguro discloses in Figure 10 a method of clamping fixed-point multipliers (abtract) comprising the steps of providing a first operand in a first fixed-point format (103); providing a second operand in a second fixed-point format (101); at least partially multiplying the first operand with the second operand to produce an operation result (output of adder or accumulator in 106); determining whether the operation result will exceed a representable value (output of 107); wherein the multiplying step and determining whether the operation result will exceed the representable value step occur independently end substantially in parallel (computation of 108 and 109 does not require any parameters from the multiplier {104, 105, and 106}, therefore it is independent and substantially parallel). Otaguro does not disclose in Figure 10 a determining a clamping value based on the first fixed-point format of the fast operand and the second fixed-point format of the second operand (output of 109); and substituting the operation result with the clamping value when it is determined that the operation result will exceed the representable value. However, Bonnet et al. disclose in Figure 1 a determining a clamping value based on the first fixed-point format of the fast operand and the second

Art Unit: 2124

fixed-point format of the second operand (VALSAT* and VALSAT into 2); and substituting the operation result with the clamping value when it is determined that the operation result will exceed the representable value (by multiplexer in 2 into accumulator 3). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a determining a clamping value based on the first fixed-point format of the fast operand and the second fixed-point format of the second operand (output of 109); and substituting the operation result with the clamping value when it is determined that the operation result will exceed the representable value as seen in Bonnet et al.'s invention into Otaguro's invention because it would enable to avoid compute incorrectly whenever overflow is encountered.

Re claim 16, it has same limitations cited in claim 15. In addition, Otaguro discloses the overflow detection circuit (abstract) comprising: a clamp value input for receiving a clamp value to be output when clamping occurs (107); a clamp bit register input (col. 7 lines 24-25) connected to the clamp bit register for receiving the clamp bit; a result register input, connected to the result register for receiving the result of the multiplication of the first and second operands (col. 7 lines 31-32). Otaguro does not disclose the overflow detection circuit comprising: a multiplexer comprising: an output wherein the multiplexer select one of the clamp value register input and the result register input based upon a logical level of the clamp bit register in order to make the selected input the output of the multiplexer. However, Bonnet et al. disclose in Figure 1 a multiplexer (2) comprising: an output wherein the multiplexer (input into 3) select one of the clamp value register input (VALSAT) and the result register input (S) based upon a

Art Unit: 2124

logical level of the clamp bit register (from 4) in order to make the selected input the output of the multiplexer. Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a multiplexer (2) comprising: an output wherein the multiplexer (input into 3) select one of the clamp value register input (VALSAT) and the result register input (S) based upon a logical level of the clamp bit register (from 4) in order to make the selected input the output of the multiplexer as seen in Bonnet et al.'s invention into Otaguro's invention because it would enable to avoid compute incorrectly whenever overflow is encountered.

Re claim 20, Otaguro discloses in Figure 10 a step of determining whether clamping occurs based upon g a logical value of the final clamping predictor bit (107). Otaguro does not disclose selecting one of a pre-selected clamp value and the result of the multiplying step. However, Bonnet et al. disclose in Figure 1 a determining a clamping value based on the first fixed-point format of the fast operand and the second fixed-point format of the second operand (VALSAT* and VALSAT into 2); and substituting the operation result with the clamping value when it is determined that the operation result will exceed the representable value (by multiplexer in 2 into accumulator 3). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add a determining a clamping value based on the first fixed-point format of the fast operand and the second fixed-point format of the second operand (output of 109); and substituting the operation result with the clamping value when it is determined that the operation result will exceed the representable value as seen

in Bonnet et al.'s invention into Otaguro's invention because it would enable to avoid compute incorrectly whenever overflow is encountered.

Allowable Subject Matter

- 8. Claims 9-12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 9. Claims 4-5 are allowed.

Response to Arguments

Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

- The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - a. U.S. Patent No. 6,151,616 to Mahurin discloses a method and circuit for detecting overflow in operand multiplication.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

Art Unit: 2124

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do Examiner Art Unit 2124

November 4, 2004

KAKALI CHAN

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100